test_xmmt_ops.h revision 3d9b7210
1/*-
2 *   BSD LICENSE
3 *
4 *   Copyright(c) 2015 Cavium Networks. All rights reserved.
5 *   All rights reserved.
6 *
7 *   Redistribution and use in source and binary forms, with or without
8 *   modification, are permitted provided that the following conditions
9 *   are met:
10 *
11 *     * Redistributions of source code must retain the above copyright
12 *       notice, this list of conditions and the following disclaimer.
13 *     * Redistributions in binary form must reproduce the above copyright
14 *       notice, this list of conditions and the following disclaimer in
15 *       the documentation and/or other materials provided with the
16 *       distribution.
17 *     * Neither the name of Cavium Networks nor the names of its
18 *       contributors may be used to endorse or promote products derived
19 *       from this software without specific prior written permission.
20 *
21 *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 *   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32 */
33
34#ifndef _TEST_XMMT_OPS_H_
35#define _TEST_XMMT_OPS_H_
36
37#include <rte_vect.h>
38
39#if defined(RTE_ARCH_ARM) || defined(RTE_ARCH_ARM64)
40
41/* vect_* abstraction implementation using NEON */
42
43/* loads the xmm_t value from address p(does not need to be 16-byte aligned)*/
44#define vect_loadu_sil128(p) vld1q_s32((const int32_t *)p)
45
46/* sets the 4 signed 32-bit integer values and returns the xmm_t variable */
47static inline xmm_t  __attribute__((always_inline))
48vect_set_epi32(int i3, int i2, int i1, int i0)
49{
50	int32_t data[4] = {i0, i1, i2, i3};
51
52	return vld1q_s32(data);
53}
54
55#elif defined(RTE_ARCH_X86)
56
57/* vect_* abstraction implementation using SSE */
58
59/* loads the xmm_t value from address p(does not need to be 16-byte aligned)*/
60#define vect_loadu_sil128(p) _mm_loadu_si128(p)
61
62/* sets the 4 signed 32-bit integer values and returns the xmm_t variable */
63#define vect_set_epi32(i3, i2, i1, i0) _mm_set_epi32(i3, i2, i1, i0)
64
65#elif defined(RTE_ARCH_PPC_64)
66
67/* vect_* abstraction implementation using ALTIVEC */
68
69/* loads the xmm_t value from address p(does not need to be 16-byte aligned)*/
70#define vect_loadu_sil128(p) vec_ld(0, p)
71
72/* sets the 4 signed 32-bit integer values and returns the xmm_t variable */
73static inline xmm_t  __attribute__((always_inline))
74vect_set_epi32(int i3, int i2, int i1, int i0)
75{
76	xmm_t data = (xmm_t){i0, i1, i2, i3};
77
78	return data;
79}
80
81#endif
82
83#endif /* _TEST_XMMT_OPS_H_ */
84